U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

STATEMENT UN	DER 37 CFR 3.73(b)
Applicant/Patent Owner: Hung T. Nguyen	
Application No./Patent No.: 7,085,916 Filed/Is	sue Date: _08/01/2006
Entitled: Method for Grouping Non-Interruptible Instruction	ons Prior to Handling an Interrupt Request
VeriSilicon Holdings (Cayman Islands) Co. Ltd., a CO (Name of Assignee)	rporation of Assignee, e.g., corporation, partnership, university, government agency, etc.)
states that it is: 1. $\boxed{\prime}$ the assignee of the entire right, title, and interest; or	
an assignee of less than the entire right, title and interest (The extent (by percentage) of its ownership interest is	st %)
in the patent application/patent identified above by virtue of ei	ther:
A An assignment from the inventor(s) of the patent applica in the United States Patent and Trademark Office at Rec thereof is attached.	ation/patent identified above. The assignment was recorded el 018639 , Frame 0192 , or for which a copy
OR  B. A chain of title from the inventor(s), of the patent application.	tion/patent identified above, to the current assignee as follows:
The document was recorded in the United States Reel, Frame	_, or for which a copy thereof is attached.
From: T     The document was recorded in the United States     Reel, Frame	o: Patent and Trademark Office at , or for which a copy thereof is attached.
From:T  The document was recorded in the United States	0:
Reel, Frame	, or for which a copy thereof is attached.
Additional documents in the chain of title are listed or	n a supplemental sheet.
As required by 37 CFR 3.73(b)(1)(i), the documentary evi assignee was, or concurrently is being, submitted for recordati	dence of the chain of title from the original owner to the on pursuant to 37 CFR 3.11.
	ssignment document(s)) must be submitted to Assignment the assignment in the records of the USPTO. <u>See</u> MPEP
The undersigned (whose title is supplied defow) is authorized to	n act on hehalf of the assignee
(	January 16, 2007
Signature	Date
David H. Hitt	
Printed or Typed Name	Telephone Number
Attorney for Applicant	

This collection of information is required by 37 CPA 73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USFFO to process) an application. Confrioritatinity is governed by 35 U.S.C. 22a at 37 CPR 11 med 114. This collection is estimated to talk of zero invariance of the process of the public of



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNDER SECRETARY OF COMMERCE FOR INTELLECTUAL PROPERTY AND DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE

JANUARY 03, 2007

PTAS

PRASAD KALLURI 500 NORTH CENTRAL EXPRESSWAY SUITE 430 PLANO, TX 75074

> UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE OUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 571-272-3350. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, MAIL STOP: ASSIGNMENT SERVICES BRANCH, P.O. BOX 1450, ALEXANDRIA, VA 22313.

RECORDATION DATE: 11/09/2006

REEL/FRAME: 018639/0192 NUMBER OF PAGES: 8

BRIEF: SALE

ASSIGNOR:

LSI LOGIC CORPORATION

DOC DATE: 06/30/2006

ASSIGNEE:

VERISILICON HOLDINGS (CAYMAN ISLANDS) CO. LTD. 4699 OLD IRONSIDE DRIVE SUITE 270 SANTA CLARA, CALIFORNIA 95054

SERIAL NUMBER: 08528509 FILING DATE: 09/12/1995 PATENT NUMBER: 5900025 ISSUE DATE: 05/04/1999

TITLE: PROCESSOR HAVING A HIERARCHICAL CONTROL REGISTER FILE AND METHODS

FOR OPERATING THE SAME

SERIAL NUMBER: 08440993 FILING DATE: 05/15/1995 PATENT NUMBER: 5966529 ISSUE DATE: 10/12/1999

TITLE: PROCESSOR HAVING AUXILIARY OPERAND REGISTER FILE AND COMPLEMENTARY

ARRANGEMENTS FOR NON-DISRUPTIVELY PERFORMING ADJUNCT EXECUTION

SERIAL NUMBER: 08845817 FILING DATE: 04/29/1997 PATENT NUMBER: 5987603 ISSUE DATE: 11/16/1999 TITLE: APPARATUS AND METHOD FOR REVERSING BITS USING A SHIFTER

SERIAL NUMBER: 08841415 PATENT NUMBER: 5987638 FILING DATE: 04/22/1997 ISSUE DATE: 11/16/1999

TITLE: APPARATUS AND METHOD FOR COMPUTING THE RESULT OF A VITERBI EQUATION IN A SINGLE CYCLE

FILING DATE: 03/09/1995 SERIAL NUMBER: 08401411 ISSUE DATE: 06/27/2000

TITLE: PROCESSOR HAVING A SCALABLE, UNI/MULTI-DIMENSIONAL, AND VIRTUALLY/

PHYSICALLY ADDRESSED OPERAND REGISTER FILE

SERIAL NUMBER: 09096409 FILING DATE: 06/11/1998 PATENT NUMBER: 6061876 ISSUE DATE: 05/16/2000

TITLE: TEXTILE RECYCLING MACHINE

SERIAL NUMBER: 09235417 FILING DATE: 01/20/1999

PATENT NUMBER: 6523055 ISSUE DATE: 02/18/2003

TITLE: CIRCUIT AND METHOD FOR MULTIPLYING AND ACCUMULATING THE SUM OF TWO PRODUCTS IN A SINGLE CYCLE

SERIAL NUMBER: 09467939 PATENT NUMBER: 6622154 FILING DATE: 12/21/1999 ISSUE DATE: 09/16/2003

TITLE: ALTERNATE BOOTH PARTIAL PRODUCT GENERATION FOR A HARDWARE MULTIPLIER

SERIAL NUMBER: 09847849 PATENT NUMBER: 6687773 FILING DATE: 04/30/2001 ISSUE DATE: 02/03/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS

SERIAL NUMBER: 09993431 FILING DATE: 11/05/2001

PATENT NUMBER: 6715038 ISSUE DATE: 03/30/2004 TITLE: EFFICIENT MEMORY MANAGEMENT MECHANISM FOR DIGITAL SIGNAL PROCESSOR

AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 09847850 PATENT NUMBER: 6789153 FILING DATE: 04/30/2001 TSSUE DATE: 09/07/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS SLAVE

SERIAL NUMBER: 10028898 FILING DATE: 12/20/2001 PATENT NUMBER: 6813704 ISSUE DATE: 11/02/2004

TITLE: CHANGING INSTRUCTION ORDER BY REASSIGNING ONLY TAGS IN ORDER TAG

FIELD IN INSTRUCTION QUEUE

SERIAL NUMBER: 10007555 FILING DATE: 11/08/2001 ISSUE DATE: 03/22/2005 PATENT NUMBER: 6871247

TITLE: MECHANISM FOR SUPPORTING SELF-MODIFYING CODE IN A HARVARD ARCHITECTURE DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION

SERIAL NUMBER: 09924178 FILING DATE: 08/07/2001
PATENT NUMBER: 6889318 ISSUE DATE: 05/03/2005 FILING DATE: 08/07/2001

TITLE: INSTRUCTION FUSION FOR DIGITAL SIGNAL PROCESSOR

SERIAL NUMBER: 10310234 FILING DATE: 12/05/2002 ISSUE DATE: 07/26/2005

TITLE: DISTRIBUTED RESULT SYSTEM FOR HIGH-PERFORMANCE WIDE-ISSUE SUPERSCALAR PROCESSOR

SERIAL NUMBER: 10701775 PATENT NUMBER: 6956788 FILING DATE: 11/05/2003 ISSUE DATE: 10/18/2005

TITLE: ASYNCHRONOUS DATA STRUCTURE FOR STORING DATA GENERATED BY A DSP

SYSTEM

SERIAL NUMBER: 09975677 FILING DATE: 10/11/2001 PATENT NUMBER: 6959376 ISSUE DATE: 10/25/2005

TITLE: INTEGRATED CIRCUIT CONTAINING MULTIPLE DIGITAL SIGNAL PROCESSORS

FILING DATE: 10/05/2001

SERIAL NUMBER: 09972404 PATENT NUMBER: 6961844 ISSUE DATE: 11/01/2005

TITLE: SYSTEM AND METHOD FOR EXTRACTING INSTRUCTION BOUNDARIES IN A FETCHED CACHELINE, GIVEN AN ARBITRARY OFFSET WITHIN THE CACHELINE

SERIAL NUMBER: 09901455 PATENT NUMBER: 6963961 FILING DATE: 07/09/2001

ISSUE DATE: 11/08/2005

TITLE: INCREASING DSP EFFICIENCY BY INDEPENDENT ISSUANCE OF STORE ADDRESS AND DATA

FILING DATE: 10/22/2002 SERIAL NUMBER: 10277341 PATENT NUMBER: 6968430 ISSUE DATE: 11/22/2005

TITLE: CIRCUIT AND METHOD FOR IMPROVING INSTRUCTION FETCH TIME FROM A CACHE MEMORY DEVICE

SERIAL NUMBER: 10408387 FILING DATE: 04/07/2003 PATENT NUMBER: 6973630 ISSUE DATE: 12/06/2005 FILING DATE: 04/07/2003

TITLE: SYSTEM AND METHOD FOR REFERENCE-MODELING A PROCESSOR SERIAL NUMBER: 10047515 FILING DATE: 10/26/2001

PATENT NUMBER: 6976156 ISSUE DATE: 12/13/2005 TITLE: PIPELINE STALL REDUCTION IN WIDE ISSUE PROCESSOR BY PROVIDING MISPREDICT PC QUEUE AND STAGING REGISTERS TO TRACK BRANCH

INSTRUCTIONS IN PIPELINE

SERIAL NUMBER: 09993114 FILING DATE: 11/05/2001

PATENT NUMBER: ISSUE DATE: TITLE: MECHANISM AND METHOD FOR IDENTIFYING AND TRACKING CONDITIONAL

INSTRUCTIONS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

SERIAL NUMBER: 10002817 FILING DATE: 11/02/2001 PATENT NUMBER: 7013382 ISSUE DATE: 03/14/2006

TITLE: MECHANISM AND METHOD FOR REDUCING PIPELINE STALLS BETWEEN NESTED

TITLE: MECHANISM AND METHOD FOR REDUCING PIPELINE STALLS BETWEEN NESTED
CALLS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

SERIAL NUMBER: 10007498 FILING DATE: 11/13/2001

PATENT NUMBER: ISSUE DATE:

TITLE: PIPELINED MULTIPLY-ACCUMULATE UNIT AND OUT-OF-ORDER COMPLETION LOGIC FOR A SUPERSCALAR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THERROF

SERIAL NUMBER: 10066147 FILING DATE: 10/26/2001
PATENT NUMBER: 7107433 ISSUE DATE: 09/12/2006

TITLE: MECHANISM FOR RESOURCE ALLOCATION IN A DIGITAL SIGNAL PROCESSOR BASED ON INSTRUCTION TYPE INFORMATION AND FUNCTIONAL PRIORITY AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066150 FILING DATE: 10/26/2001
PATENT NUMBER: 7085916 ISSUE DATE: 08/01/2006

PATENT NUMBER: 7085916

ISSUE DATE: 08/01/2006

TITLE: EPFICIENT INSTRUCTION PREPETCH MECHANISM REMLOVING SELECTIVE
VALIDITY OF CACHED INSTRUCTIONS FOR DIGITAL SIGNAL PROCESSOR AND
METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10231948 FILING DATE: 08/30/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EXECUTING SOFTWARE PROGRAM INSTRUCTIONS USING A CONDITION SPECIFIED WITHIN A CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256410 FILING DATE: 09/27/2002
PATENT NUMBER: 7020765 ISSUE DATE: 03/28/2006

TITLE: MARKING QUEUE FOR SIMULTANEOUS EXECUTION OF INSTRUCTIONS IN CODE BLOCK SPECIFIED BY CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256864 FILING DATE: 09/27/2002

PATENT NUMBER:

ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR COOPERATIVE EXECUTION OF MULTIPLE BRANCHING
INSTRUCTIONS IN A PROCESSOR

SERIAL NUMBER: 10262414 FILING DATE: 09/30/2002

PATENT NUMBER: ISSUE DATE:
TITLE: SYSTEM AND METHOD FOR EFFICIENT EXECUTION OF LOAD/STORE WITH UPDATE

INSTRUCTIONS BY CONDITIONAL UPDATE OF A POINTER

SERIAL NUMBER: 10277339 FILING DATE: 10/22/2002
PATENT NUMBER: 7103757 ISSUE DATE: 09/05/2006

PATENT NUMBER: 7103757 ISSUE DATE: 09/05/2006 TITLE: SYSTEM, CIRCUIT, AND METHOD FOR ADJUSTING THE PREFETCH INSTRUCTION RATE OF A PREFETCH UNIT

SERIAL NUMBER: 10279344 FILING DATE: 10/24/2002 PATENT NUMBER: ISSUE DATE:

TITLE: IN-CIRCUIT EMULATION DEBUGGER AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10299532 FILING DATE: 11/18/2002

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR HAVING A UNIFIED REGISTER FILE WITH MULTIPURPOSE REGISTERS FOR STORING BOTH ADDRESS AND DATA REGISTER VALUES, A PROCESSOR HAVING AN INSTRUCTION DECODER AND AN ASSOCIATED REGISTER

MAPPING METHOD

SERIAL NUMBER: 10303610 FILING DATE: 11/25/2002

PATENT NUMBER: ISSUE DATE:

TITLE: METHOD FOR GROUPING NON-INTERRUPTIBLE INSTRUCTIONS PRIOR TO

HANDLING AN INTERRUPT REQUEST

SERIAL NUMBER: 10396265 FILING DATE: 03/25/2003

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EVALUATING AND EFFICIENTLY EXECUTING

CONDITIONAL INSTRUCTIONS

SERIAL NUMBER: 10420581 FILING DATE: 04/22/2003 PATENT NUMBER: 7028197 ISSUE DATE: 04/11/2006

TITLE: SYSTEM AND METHOD FOR ELECTRICAL POWER MANAGEMENT IN A DATA PROCESSING SYSTEM USING REGISTERS TO REFLECT CURRENT OPERATING

CONDITIONS

SERIAL NUMBER: 10437485 FILING DATE: 05/14/2003 PATENT NUMBER: 7079147 ISSUE DATE: 07/18/2006

TITLE: SYSTEM AND METHOD FOR COOPERATIVE OPERATION OF A PROCESSOR AND

COPROCESSOR

SERIAL NUMBER: 10603303

FILING DATE: 06/25/2003 ISSUE DATE: 05/23/2006 PATENT NUMBER: 7051146 TITLE: DATA PROCESSING SYSTEMS INCLUDING HIGH PERFORMANCE BUSES AND

INTERFACES, AND ASSOCIATED COMMUNICATION METHODS

SERIAL NUMBER: 10613128 FILING DATE: 07/03/2003

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR AND METHOD FOR CONVOLUTIONAL DECODING

SERIAL NUMBER: 10844941 FILING DATE: 05/13/2004

ISSUE DATE: PATENT NUMBER:

TITLE: HARDWARE LOOPING MECHANISM AND METHOD FOR EFFICIENT EXECUTION OF DISCONTINUITY INSTRUCTIONS

SERIAL NUMBER: 11006102 FILING DATE: 12/07/2004

PATENT NUMBER: ISSUE DATE:

TITLE: FOUR ISSUE QUAD LOAD/ STORE MULTIPLY-ACCUMULATE UNIT FOR A DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

FILING DATE: 03/16/2005 SERIAL NUMBER: 11081424

PATENT NUMBER: ISSUE DATE:

TITLE: SINGLE-ISSUE DIGITAL SIGNAL PROCESSOR ARCHITECTURE HAVING BACKWARDS-COMPATIBLE INSTRUCTION SET AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11083575 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC MULTIPLY/ACCUMULATE UNIT THEREFOR

SERTAL NUMBER: 11083646

FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDBO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC MULTIPLY/ACCUMULATE UNIT THEREPOR

·

SERIAL NUMBER: 11128740 FILING DATE: 05/13/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR REDUCING THE ADDRESSABLE MEMORY REQUIRED TO EXECUTE A COMPUTER PROGRAM

EXECUTE A COMPUTER PROGRAM

SERIAL NUMBER: 11222533 FILING DATE: 09/09/2005

PATENT NUMBER: ISSUE DATE:

TITLE: BRANCH PREDICTOR FOR A PROCESSOR AND METHOD OF PREDICTING A

CONDITIONAL BRANCH

SERIAL NUMBER: 11246595 FILING DATE: 10/07/2005

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR IMPLEMENTING CONDITIONAL EXECUTION AND INCLUDING A SERIAL

OUEUE

SERIAL NUMBER: 11273679 FILING DATE: 11/14/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR SIMULTANEOUSLY EXECUTING MULTIPLE CONDITIONAL

EXECUTION INSTRUCTION GROUPS

MARY BENTON, EXAMINER ASSIGNMENT SERVICES BRANCH

PUBLIC RECORDS DIVISION

7 1 - 1	13-2006
	S. DEPARTMENT OF COMMERCE ed Glates Patent and Trademark Of
103	335451
To the Director of the U.S. Patent and Trademark Office: Pla	was record the attached documents or the new address(es) below.
1. Name of conveying party(ies)	2. Name and address of receiving party(les)
LSI Logic Corporation 1621 Barber Lane	Name: Verisition Holdings (Cayman Islands) Co. Ltd.
M/S D-108	Internal Address: 9ukg 270
Milpitas, CA 95035	
Additional name(s) of conveying party(es) attached?  Yes   Nature of conveyance/Execution Date(s):	
Execution Date(s).June 30, 2006	Street Address: 4599 Old invaside Drive.
Assignment Merger	
Security Agreement Change of Name	City: Santa Clara
Joint Research Agreement	
Government Interest Assignment	State: California
Executive Order 9424, Confirmatory License	Country: USA Zip;85054
Other Sale	Additional name(s) & address(es) attached?  Yes  No
	teched? Yes No
5. Name and address to whom correspondence concerning document should be mailed:	6. Total number of applications and patents involved:
Name: Prased Kalturi	7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2,080.00
Internal Address: 9ulle 450	Authorized to be charged by credit card
	Authorized to be charged to deposit account
Street Address: 500 North Control Expressway	Enclosed
	None required (government interest not affecting title)
City: Flano	8. Payment Information
State: Texas Zip:75074	a, Credit Card Last 4 Numbers
Phone Number: 972-244-5130	
ax Number: 972-244-5101	b. Deposit Account Number 08-2395
mail Address: prasadkalkati@veristipon.com	Authorized User Name David H. Hitt
Signature:	Nov 8,1006
Signature	Date
SESHAGILI PRASAD EALLU Name of Person Signing	at the state of th
Documents to be recorded (Including cover shoo	0 should be faxed to (571) 373-0140, or mailed to: J the UEPTO, P.O. Box 1460, Alexandria, V.A. 22313-1460

PAGE 20° RCVD AT 118/2005 10:55:32 AM (Eastern Standard Time) "SVR-USPTO-EFXRF-64/5" DNIS:2733250 "CSID:972 480 8865 "DURATION (mm-ss):01-32

## Patents and Patent Applications

Lss	ued Patents				
No	. Serial No.	lasue No.	Patent Title A processor having a hierarchical control register file and methods for	Filing Date	Issue Data
•	1 08/528,509	5,900,025		9/12/1999	5 5/4/1999
2	08/440,993	5,966,529	operand register file An apparatus and method for	5/15/1995	10/12/1999
5	08/845,817	5,987,603	reversing bits using a shifter An Apparatus and method for computing the results of a viterbi	4/28/1997	11/16/1999
., 4	08/841,418	5,987,838	equation in a single cycle Processor having a scalable uni/muhid/mensional and-br-virtually/physiogily addresses	4/22/1997	11/18/1909
5		6,081,880	operand register file	8/9/1995	6/27/2000
6	09/086,403	6,260,112	Register Memory Linking	\$/5/1998	7/10/2001
7	09/285,417	6,523,055	Circuit and method for multiplying and accumulating the sum of two products in a single cycle	1/20/1999	2/18/2009
8	09/467,939	6,622,154	Alternate Booth Partial Product Generation for a Hardware Multiplier	12/21/1999	9/16/2003
9	09/847,849	6,687,773	Bridge For Coupling Digital signal Processor To On-Chip Bus As Master Efficient Memory Management Mechanism for Digital Signal Processor and Method of Operation	4/30/2001	2/3/2004
10	09/993,431	6,716,038	Theteof Using AMBA For Signal Processor	11/5/2001	3/30/2004
11	09/847,860	6,789,159	Core integration Changing instruction Order By Reassigning Only Tags in Order Tag	4/30/2001	9/7/2004
12	10/028,898	6,813,704	Field in Instruction Queue	12/20/2001	11/2/2004
18	10/007,555	6,871,247	A Method For Memory Sharing And Self-Modifying Code Handling in A Harvard Architecture DSP Instruction Pueton For Digital Signal	11/8/2001	3/22/2005
14	09/924,178	6,889,918	Processor Distributed Result System for High-	8/7/2001	5/8/2005
15	10/510,294	6,922,780	Performance Wide-Issue Superscalar Processor Asynchronous Date Structure for Storing Data Generated by a DSP	12/5/2002	7/26/2005
16	10/701,775	6,956,768	System	11/6/2008	10/18/2005
17	09/975,677	6,959,376	Integrated Circuit Containing Multiple Digital Signal Processors	10/11/2001	10/25/2005

No	. Serial No.	lazue No.	Patent Title System and Method for Extracting Instruction Boundaries in a Fetched	Filing Date	issue Date
18	3 09/972,404	6,961,844	Cache line, Given an Arbitrary Offset within the Cache line Increasing DSP Efficiency by Independent Issuance of Store	10/5/2001	11/1/2008
18	09/901,465	6,983,961	Address and Data Circuit and Method for Improving Instruction Fetch Time from a Cache	7/9/2001	11/8/2005
20	10/277,341	5,968,430	Memory Device	10/22/2002	11/22/2005
21	10/408,387	6,973,690	System and Method for Reference- Modeling a Processor Pipelina Stall Reduction in Wide Issue Processor by Providing Mispradict PO Queue and Staging Registers to Track Branch	4/7/2003	12/8/2005
22	10/047,515	6,978,156	Instructions in Pipeline	10/25/2001	12/13/2005
	nt Application				
No.	Seria) No.	lesua No.	Patent Title Mechanism and Method For Conditionally Executing Instructions	Filing Date	issue Date
1,	09/993,114 :		and Digital Signal Frocessor Inconporating The Same Mechanism And Method For Reducing Pipeline Stalia Between Neeted Calls and Digital Signal	11/8/2001	
2	,	7,013,682	Processor incorporating The Same Pipelined Multiply-Accumulate Unit and Out-Order Completion Logic For A Superscalar Digital Signal	11/2/2001	8/14/2006
3	10/007,498		Precessor And Method Of Operation Thereof	11/13/2001	
			Mechanism for Resource Allocation in		
4	10/066,147		e Digital Signal Processor and Melhod of Operation Thereof A Melhod For Instruction Prefetch In A Pour-Way Superscalar Harvard	10/26/2001	
5	10/066,150		Architecture DSP With A Small Direct-Mapped Instruction Cache System and Method for Conditionally Executing Software Program	10/26/2001	
6	10/231,948		Instructions System and Method for Simultaneously Executing Multiple	8/30/2002	
7	10/256,410	7,020,765	Conditional Execution Instruction Groups	9/27/2002	3/28/2008
8	10/256,864		System And Method For Conditionally Executing An Instruction Dependent On A Previously Edsting Condition System and Method For Selectively Updating Pointers Used in	9/27/2002	
9	10/262,414		Conditionally Executed Load/Store With Update instructions	9/30/2002	

No	. Serial No.	Issue No.	Patent Title	Filing Date	lesue Date
10	10/277,389		System, Circuit, and Method for Adjusting Prefetch Instruction Rate	10/22/2002	
11			In-Circuit Emulation Dabugger and Method of Operation Thereof Processor Having a Unified Register File with Multipurpose Registers for Storing Address and Data Register	10/24/2002	
12	10/289,532		Values, and Associated Register Mapping Method	11/18/2002	
18	10/303,610		Method for Grouping Non- interruptible Institutions Prior to Handling an Interrupt Request System and Method for Evaluating	11/25/2002	
14	10/396,265	•	and Efficiently Executing Conditional Instructions System and Method For Electrical Power Management in a Data	9/25/2003	
15	10/429,581	7,028,197	Processing System Using Registers To Reflect Current Operating Conditions System and Method For Cooperative	4/22/2008	4/11/2008
18	10/437,485		Operation Of A Processor And Coprocessor Data Processing Systems including High-Performance Buses and	5/14/2003	
17	10/603,303	7,051,148	Interfaces, and Associated Communication Methods	6/25/2009	5/29/2008
18	10/618,128		Processor and Method for Convolutional Decoding Hardware Looping Mechanism and	7/3/2003	
10	10/844,941	•	Method for Efficient Execution of Discontinuity institutions Four Israel Quise Land/Store Multiply— Accumulate Unit for a Digital Signal	5/13/2004	
20	11/008,102		Processor and Method of Operation Thereof Single-Issue Digital Signal Processor	12/7/2004	
21	11/081,424		Architecture Having Backwards- Compatible Instruction Set and Method of Operation Thereof Digital Signal PROCESSOR HAVING INVERSEDISCHETE	3/18/2009	
			COSINE TRANSFORM ENGINE FOR WIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC MULTIPLY/ACCUMULATE UNIT		
22	11/083,575		THEREFOR DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONEDDISTRIBUTED	3/18/2005	
23	11/083,646		ARITHMETIC MULTIPLY/ACCUMULATE UNIT THEREFOR	a/18/2006	

No.	Serial No.	oN eussi	Patent Tilla	Filing Date	legue Date
24	11/128,740		System and Method for Reducing the Addressable Memory Required to Execute a Computer Program Branch Predictor For A Processor	5/13/2005	
25	11/222,553		And Method Of Predicting A Canditional Branch Processor Implementing Conditional Execution and including a Serial	9/9/2005	
26	11/248,595		Queue System and Method for Synulianeously Executing Multiple Conditional Execution Instruction	10/7/2005	
27	11/273,679		Groupe	11/14/2005	
28	LSI Docket # 05-1230		Floating point data formal for fast execution on fixed point processors		
29	LSI Docket # 05-1990		A Processor Independent Coche Management Mechanism Finating Point Hardware Accelerator- Coprogessor for Fixed-Point		
30	LSI Docket # 05-2212		Processors based on the ZSP Fast Floating Point Format (ZSPFF)		

## ASSIGNMENT OF PATENT

For good and valuable consideration, the receipt of which is buryly acknowledged, each of LSI LOGIC COUNCIANTON, a Delaware conpension ("LSI Logic"), having offices at [61] author Lenn Milphas, CA 95'035, and LSI LOGIC MR NOLLDWGS, are consequed conquestly with limited lability used the law of the committee of the law of Congruent linearies and which the control of the law of the la

U.S. Patent or Application No. Issue Date Filing Date Inventor

Description

and in all counterparts of the foregoing patents filed or issued in foreign counties, as to which such Assignor agrees to furnish and to execute on a country-by-country basis specific Assignments as requested by Assignee or any such designoe.

Each of the Antigores covenants that it is the sole owner and sasigness and holder of record tide to the aboutic continged Lindau distant Jaums Pour (and foreign consumprats theres); supplicable, by write of assignments and U.S. Hind patents and applications proviously excepted and recorded in the United Status Posters and Trademark Office and that it has all power to make on present assignment.

Each of the Assignors further solls, assigns, transfers and conveys on to Assignee the entire right, title and hierest in and to say and all causes of action and rights or recovery fee past intringement of the applicable Letters Fatent broth assigner.

Each of the Assignors also iscreby authorizes, as applicable, the Commissioner of Petents to Issue any and all Letters Patent which may be gratted upon any of the patent applications herein referenced to Assignoe, as the assignee to the entire interest thereis.

LSI LOGIC CORPORATION

	Ву:
	Title:
	LSI LOGIC HK HOLDINGS
	Ву:
	Title:
ATTEST:	
Ву:	
Title:	

PAGE 7/9 \* RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] \* SVR:USPTO-EFXRF-8/45 \* DNIS:2733250 \* CSID:972 480 8865 \* DURATION (mm-ss):01-32

LSI LOGIC CORPORATION

By Sayou Look

LEST LOGIC HIK HOLDINGS

BX Rayon Sook

Hate President and Director

ATTEST!

Assignment of Patent

## CERTIFICATION

STATE OF Calfornia,

On thir D. day of proceed 2005, before zer, the madestipped, a Young Public for the State of the Control of the

Buky a. abella

My Commission expires: Con 15 200 9

ACOV A AMELIA Commission # 1899921 Notary Public - Collegeio Sanko College County My Colum, Sporms Aug 114, 2009

Assignment of Patent